Analysis of myoelectric signals using a Field Programmable SoC

Bence J. Borbély*, Zoltán Kincses†, Zsolt Vörösházi‡, Zoltán Nagy§, Péter Szolgay*§

†Faculty of Information Technology, Pázmány Péter Catholic University, Budapest, H-1083
‡Dept. of Electrical Engineering and Information Systems, University of Pannonia, Veszprém, H-8200
§Cellular Sensory and Optical Wave Computing Laboratory, Hungarian Academy of Sciences, Budapest, H-1111

Abstract—A platform design for the analysis of human myoelectric signals (MES) is presented. Offline recorded multichannel signals of forearm muscles are processed with a Field Programmable SoC in order to classify different movement patterns to control human-assisting electromechanical systems with multiple degrees of freedom (e.g. a prosthetic hand). Benchmark results of an ANSI C implementation are shown to assess the raw performance of the built-in ARM cores of the SoC. Possible computational bottlenecks are located based on the results and custom hardware implementations are shown to fully utilize the flexibility and performance of the used hardware platform.

I. INTRODUCTION

The non-invasive measurement and analysis of human bioelectric signals has been an emerging field in the last decades. Electric signals measured at different skin surface locations have different characteristics. They can carry important features of an individual’s current state of health via heart monitoring (electrocardiogram, ECG), they can drive Brain-Computer Interfaces if measured from the surface of the head (electroencephalogram, EEG) or can tell specific movement intents of patients with limb amputations if measured from the covering skin of residual muscles (myoelectric signal, MES), especially in the case of upper limb amputations.

In this study we focus on the processing and classification of MES data to utilize the flexibility and performance of a Field Programmable platform in a test environment for embedded prosthetics control. As a prototype system a widely recognized pattern recognition scheme was implemented to process four to eight forearm MES channels using time-domain signal features and an LDA classifier.

II. METHODS

A. The pattern recognition method

The idea behind the standard pattern recognition based myoelectric control is to measure signals from multiple channels during different predefined isometric contractions of muscles (different states) and store specific features of these recordings as separate state descriptors (offline, supervised learning). After this stage an online stream of data from the same recording sites can be obtained and classified to categorize the actual signals into one of the trained classes. MES data is non-stationary and stochastic in nature therefore most of the related analyses apply processing windows to extract descriptive features of the signal. In the current implementation a 150 ms long processing window was used because it has been shown that this length enables optimal performance for this type of classifiers [1].

The spatial selectivity (the number of separable movement classes) in the system is highly determined by the number of separate recording channels. Previous studies justified that in the case of lower arm recordings four channels of MES are suitable to classify online measured data into one of six separate classes with high efficiency [2]. Based on these results we implemented a four-channel system as the basis of the test environment, but for testing reasons we extended it to have five, six and eight virtual channels to estimate performance in more complex recording environments. Because we had only four real channel recordings, six possible output classes were used in every case.

In real prosthetic applications overall latency and response time are critical factors of device acceptance which are determined by the processing window length and the amount of processing window shift (or sampling delay) during operation. Among these two factors window shift value can be varied to obtain different temporal resolutions, resulting that shorter shifts yield better response times at the cost of computational overhead.

1) Signal features: To characterize signal windows and to reduce data dimension the standard four element time-domain feature (TDF) set was calculated for each data window (150 ms) and channel in the performed simulations. These features were the mean absolute value (MAV), number of zero crossings (NZC), number of slope sign changes (NSSC) and the waveform length (WL) as described in previous studies [3], [4]. It is important to note that these features give only estimations of specific signal properties (e.g. NZC ∼ frequency) but it has been shown that they provide as good basis as frequency-domain features for classification of stationary signals for less computational cost and induce lower latency in the system [2].

2) LDA classifier: To partition the feature space into six subspaces (or classes) for pattern classification, linear discriminant analysis (LDA) was applied as described in [5]. The reason for using LDA is that it can reduce feature space dimensionality taking the separate subspaces into account. More specifically it finds those projection vectors in the complete feature space (in this case with dimension of (4 TDF × num. of channels)) which best separate the individual classes when the dataset is projected. After the projection vectors are calculated (num. of projection vectors ≪ num. of feature space dimensions) data points from the complete feature space are projected to get a more separable set of target classes having
lower dimension (num. of projection vectors).

During online operation the actual recorded data is first transformed into the feature space (by calculating its time-domain features) followed by the projection to the same vectors obtained with the LDA algorithm. The classification takes place when these projected values are compared to the stored projections of the target classes and class labels are assigned to the data based on its distance (e.g. Euclidean geometry) from the stored class values.

B. Recorded and simulated data

Four channels of MES were recorded \( (F_s = 1 \text{ kHz}, \text{ resolution: 16 bit}) \) from one subject during six different isometric muscle contraction classes following the method described in [6]. The recordings were performed independently from the processing system. The recording electrodes were placed on the forearm above the wrist flexors and extensors and on each side of the forearm, roughly at middle length. Separate data sets were recorded to train and test the classifier (with average length of 25 s for each class). Testing was performed using an appended array of test recordings in pseudo-random order as the input stream. For simulation reasons the measured MES data were extended to five, six and eight virtual channels using a perturbed version of the original recordings.

C. Algorithm

The practical realization of the computational steps as described previously is shown in Algorithm 1. It is important to note that this implementation is used for offline testing with previously measured training and test data, not for online streaming and processing of the input signals. However, the algorithmic design allows the extension of the system to have real-time functionality with only minor modifications.

Algorithm 1 Offline EMG classification

```plaintext
1: procedure EMGCLASSMAIN(Nchannels, WinShift)
2:   // Calculate and store the time-domain features of the training dataset
3:   PreprocessTrainingData(Nchannels, WinShift)
4:   // Calculate and store the LDA projection vectors which best separates the training dataset
5:   TrainLDARegressor(preprocessedData)
6:   // Assign class labels to the test signal windows based on the the separated training dataset
7:   ClassifyTestWindow(inputData, LDAdataset)
8: end procedure
```

The three main parts of the system were developed to allow easy separation of the main processing steps. \( \text{PreprocessTrainingData}(N\text{channels}, \text{WinShift}) \) calculates and stores all time-domain features of the training data based on the number of channels and the amount of processing window shift, decreasing the dimensionality at the first place. The second function, \( \text{TrainLDARegressor}(\text{preprocessedData}) \) calculates and stores the LDA projection vectors, which best separates the training dataset in the time-domain feature space. After these vectors are calculated, the training dataset is projected to reduce its dimension and prepare it for classification.

The practical procedure of LDA vector calculation involves covariance and inverse matrix calculations, and determining eigenvalues and eigenvectors of matrices of size \( N^2 \text{channels} \).

The last part, \( \text{ClassifyTestWindow}(\text{inputData}, \text{LDAdataset}) \) performs the classification of all input data window using LDA projection vectors calculated during classifier training.

III. IMPLEMENTATION

1) The Zynq-7000 platform: To implement the EMG processing system (Section II. A.) in hardware the Digilent Zedboard [7] was chosen, which is based on a Xilinx Zynq 7020 SoC architecture [8]. The Zynq 7000 family integrates the ARM Cortex-A9 dual core PS (Processing System) and the 28nm Xilinx Series-7 PL (Programmable Logic) fabric. The unique features of this system are the tight integration of the embedded microprocessor and the FPGA using standard AXI4 bus interfaces and the so-called processor centric approach, where the PS is initialized in the first step and the PL is configured in the second step during the startup sequence.

The Programmable Logic, which is based on the Xilinx’s Artix FPGA family, is connected to the PS via several AXI4 interconnects; four 32-bit wide interfaces are dedicated to low latency access to the registers of the peripherals implemented in the PL. Four 64-bit wide high performance AXI4 buses are available for fast transfer of large amounts of data between the PL and the different memories. For tightly integrated co-processors, which should share data with the software part running on the PS, a specialized 64-bit wide coherent AXI4 bus connected to the snoop protocol of the L2 cache is also available.

2) ANSI C implementation: The algorithm described in Section II. C. was implemented in ANSI C on a laptop computer having an Intel Core i5-540M CPU running at 2.53 GHz. The extracted time-domain features were \( \text{MAV}, \text{NZC}, \text{NSSC}, \text{WL} \). Self-written implementations were used for all numerical methods. Inverse matrix calculation was performed based on Gauss-Jordan elimination. Because LDA vector calculation needs only eigenvectors, but not eigenvalues accurately, eigenvalues were only estimated using the QR iteration with limited number of steps. The eigenvectors were then accurately calculated applying the Inverse Iteration to the estimated eigenvalues.

The development system was running Ubuntu Linux 12.04 LTS operating system and the gcc compiler was used to generate executables. To compile the source onto the ARM cores of the Zynq processor, gcc’s cross compiler version (arm-linux-gnueabi-gcc) was used. For optimal performance the -O3 compiler option was applied in both situations.

3) The implemented architecture on FPGA: The proposed architecture contains five main parts implemented on two different places: on the hard-processor system (PS) fabric, and on the PL (FPGA fabric) of the Zynq SoC. The ARM Processor Core and the Memory Controller are located in the PS part of the SoC, while the Vector Processor, the Preprocessor and the Sensor Interface are implemented on the PL part of the Zynq SoC. The high-level steps of the algorithm (described in Section II. C.) are executed by the ARM Processor Core, while the vector operations are performed by the Vector Processor. These vector operations are required in the classification part of the algorithm. The Preprocessor part is responsible for
calculate the length of the waveform, which is a characteristic feature of signal complexity [3]. As it can be seen, more time-domain feature are calculated in the Preprocessor Unit than in the C implementation. The reason for this is the higher computational efficiency of the custom PL implementation compared to the ARM cores and to allow better flexibility of the system for later testing conditions. The implementation and simulation process of Preprocessor unit was completed in Xilinx ISE Design Suite 14.2 [8]. Both the general (6-input LUTs, D Flip-Flops, Slices) and the dedicated (DSP48 multiplier slices, 36Kbit Block RAMs) resource requirements, and the maximal reachable clock frequency of the implemented Preprocessor unit were investigated. Moreover, it has been examined how the number of parallel analysis windows changes if the size of sampling windows increases.

The resource utilization (Table I) shows that increasing the size of sampling windows will only moderately increase the resource requirements of the Preprocessor unit. Because a sampling window typically contains N samples (between 50 and 250 elements) in practice, the general and dedicated resource utilization of the Preprocessor unit was investigated between 50 and 300 samples, where sample number increased by 50 in each step. The available resources and the device utilizations for Xilinx Zynq 7020 AP SoC are summarized below on Table I.

The maximum reachable operating frequency (∼ 140 MHz) was also measured by using the Static Timing Analyzer tool in the Xilinx ISE Design Suite. This means that the Preprocessor unit is capable of processing one sample in each analyzing window within 7.28 ns. The incoming sensor data are sampled at 1 KHz for each channel, therefore a sample should be stored in the external memory in every 1 ms. Processing of each analysis window requires at the maximum of 2 x N clock cycles, because the MAVS Unit computes the MAV value from the actual and the previous processing windows. The number of real-time processable channels are in the range of 1389 and 231 depending on the sampling period which is usually in the range of 50 ms to 300 ms.

5) The Vector Processor: As described previously in the proposed EMG processing system, a substantial part of the algorithm is the classification phase, where double precision floating-point vector-, and matrix operations are required. Unfortunately, in one hand, the built-in Neon SIMD engine in the ARM Cortex-A9 Core does not support double precision vector floating-point operations. On the other hand, scalar floating-point computing performance is not high enough to perform the required operators at acceptable speed. The Vector Processor [10] can be built-up from a scratch-pad memory, several vector registers, and a floating-point adder and multiplier (because the majority of the required operations are multiplications and additions). The matrices are stored in the scratch-pad memory, where the high-speed memory access by the ARM Processor Core is critical. The Vector Processor is capable of computing simple addition, multiplication and multiply-addition operations. Moreover, an addition and a multiplication operation can be computed in parallel when separate result registers are used. The length of the vectors is limited by the depth of the vector registers, and they can be configured on-the-fly to adapt to the requirements of the classification algorithm. The schematic block diagram of the Vector Processor can be seen in Figure 2.
**TABLE I. THE GENERAL AND DEDICATED RESOURCE REQUIREMENTS OF THE PREPROCESSOR UNIT**

<table>
<thead>
<tr>
<th>N (samples)</th>
<th>General Resource Requirement</th>
<th>Dedicated Resource Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6-input LUTs (max: 53200)</td>
<td>Flip-Flops (max: 106400)</td>
</tr>
<tr>
<td></td>
<td>Slices (max: 13300)</td>
<td>DSP48 Slice (max: 220)</td>
</tr>
<tr>
<td></td>
<td>36Kb BlockRAM (max: 140)</td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>1120 / 5320</td>
<td>1477</td>
</tr>
<tr>
<td>100</td>
<td>1132</td>
<td>1495</td>
</tr>
<tr>
<td>150</td>
<td>1161</td>
<td>1548</td>
</tr>
<tr>
<td>200</td>
<td>1149</td>
<td>1547</td>
</tr>
<tr>
<td>250</td>
<td>1175</td>
<td>1548</td>
</tr>
<tr>
<td>300</td>
<td>1163</td>
<td>1566</td>
</tr>
</tbody>
</table>